NE556ST SOIC
The NE556, SA556 and SE556 dual monolithic timing circuits are highly stable controllers capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor.
The circuits may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA.
All features
- TTL compatible
- Adjustable duty cycle
- Low turn-off time
- Timing from microseconds to hours
- Maximum operating frequency greater than 500 kHz
- Output can source or sink up to 200 mA
- Temperature stability of 0.005% per °C
- Operates in both astable and monostable modes
Related products
74HC132ST SOIC
The M74HC132 is a high-speed CMOS quad 2-input Schmitt NAND gate fabricated with silicon gate C2MOS technology. Pin configuration and function are identical to those of the M74HC00. The hysteresis characteristics (around 20 % VCC) of all inputs allow slowly changing input signals to be transformed into sharply defined jitter-free output signals.
All inputs are equipped with protection circuits against static discharge and transient excess voltage.
78L12ST SOIC
The L78L series of three-terminal positive regulators employ internal current limiting and thermal shutdown, making them essentially indestructible. If adequate heat-sink is provided, they can deliver up to 100 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local or on-card regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power pass elements to make high-current voltage regulators. The L78L series used as Zener diode/resistor combination replacement, offers e improvement along with lower quiescent current and lower noise.
78M12ST DPAK
The L78M series of three-terminal positive regulators is available in TO-220, TO-220FP, DPAK and IPAK packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shutdown and safe area protection, resulting it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5 A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltage and currents.
78M15ST DPAK
The L78M series of three-terminal positive regulators is available in TO-220, TO-220FP, DPAK and IPAK packages and with several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shutdown and safe area protection, resulting it essentially indestructible. If adequate heat sinking is provided, they can deliver over 0.5 A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltage and currents.
CD4021ST SOIC
The HCF4021 is a monolithic integrated circuit fabricated in metal oxide semiconductor technology available in PDIP-16 and SO-16 packages.
This device is an 8-stage parallel or serial-input/serial-output register having common clock and parallel/serial control inputs, a single serial data input, and individual parallel "jam" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop in addition to an output from stage 8. "Q" outputs are also available from stages 6 and 7. Serial entry is synchronous with the clock but parallel entry is asynchronous.
In this device, entry is controlled by the parallel/serial control input. When the parallel/serial control input is low, data are serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the parallel/serial control input is high, data are jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. The clock input of the internal stage is “forced” when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.
